



2/56


# MODE 1 NS MODE 1 S MODE 1 2 NS MODE 2 S MODE 2

FIG. 3







3 / 56




Inventor: WATT et al SN 10/714,519/Sheet 4 of 56 Atty. Dkt.: 550-480


4 / 56









6 / 56




**MONITOR** SVC SVC **SYSTEM SYSTEM ABORT ABORT** SIRQ IRQ UNDEF **UNDEF** IRQ JRQ FIQ FIQ IRQ SIRQ **USER USER** FIG. 12


7 / 56







10 / 56



Inventor: WATT et al SN 10/714,519/Sheet 11 of 56 Atty. Dkt.: 550-480

## 11 / 56

| EXCEPTION .    | [/::################################### | CORRESPONDING MODE             |
|----------------|---|--------------------------------|
| RESET          | 0x00                                    | SUPERVISOR MODE                |
| UNDEF          | 0x04                                    | MONITOR MODE / UNDEF MODE      |
| SWI            | 0x08                                    | SUPERVISOR MODE / MONITOR MODE |
| PREFETCH ABORT | 0x0C                                    | ABORT MODE / MONITOR MODE      |
| DATA ABORT     | 0x10                                    | ABORT MODE / MONITOR MODE      |
| IRQ / SIRQ     | 0x18                                    | IRQ MODE / MONITOR MODE        |
| FIQ            | 0x1C                                    | FIQ MODE / MONITOR MODE        |
| SMI            | 0x20                                    | UNDEF MODE / MONITOR MODE      |

# FIG. 14

### **MONITOR**

| RESET          | VM0 |
|----------------|-----|
| UNDEF          | VM1 |
| SWI            | VM2 |
| PREFETCH ABORT | VM3 |
| DATA ABORT     | VM4 |
| IRQ / SIRQ     | VM5 |
| FIQ            | VM6 |
| SMI            | VM7 |
|                |     |

### SECURE

| RESET          | VS0 |
|----------------|-----|
| UNDEF          | VS1 |
| SWI            | VS2 |
| PREFETCH ABORT | VS3 |
| DATA ABORT     | VS4 |
| IRQ / SIRQ     | VS5 |
| FIQ            | VS6 |
| SMI            | VS7 |

NON-SECURE


| RESET          | VNS0 |
|----------------|------|
| UNDEF          | VNS1 |
| SWI            | VNS2 |
| PREFETCH ABORT | VNS3 |
| DATA ABORT     | VNS4 |
| IRQ / SIRQ     | VNS5 |
| FIQ            | VNS6 |
| SMI            | VNS7 |


FIG. 15

Inventor: WATT et al SN 10/714,519/Sheet 12 of 56 Atty. Dkt.: 550-480


12 / 56


### CP15 MONITOR TRAP MASK REGISTER






13 / 56





Inventor: WATT et al SN 10/714,519/Sheet 14 of 56 Atty. Dkt.: 550-480







FIG. 21

Inventor: WATT et al SN 10/714,519/Sheet 15 of 56 Atty. Dkt.: 550-480

15 / 56

|                   |    |    |    |    |    |    |    |    |        |        |         |         |         |               |            |    | _ |      |          |
|-------------------|----|----|----|----|----|----|----|----|--------|--------|---------|---------|---------|---------------|------------|----|---|------|----------|
| MONITOR           | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8     | R9     | R10     | R11     | R12     | R13_MON       | R14_MON    | PC |   | CPSR | SPSR_MON |
|                   |    |    |    |    |    |    |    |    |        |        |         |         |         |               |            |    | • |      |          |
| FAST<br>INTERRUPT | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8_FIQ | R9_FIQ | R10_FIQ | R11_FIQ | R12_FIQ | R13_FIQ       | R14_FIQ    | PC |   | CPSR | SPSR_FIQ |
| INTERRUPT         | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8     | R9     | R10     | R11     | R12     | R13_IRQ       | R14_IRQ    | PC |   | CPSR | SPSR_IRQ |
| UNDEFINED         | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8     | R9     | R10     | R11     | R12     | R13_UND       | R14_UND    | DG |   | CPSR | SPSR_UND |
| ABORT             | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8     | R9     | R10     | R11     | R12     | K-17 (5) 24   |            | Э  |   | CPSR | SPSR_ABT |
| SUPERVISOR        | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8     | R9     | R10     | R11     | R12     | (C)A\S (C)A\S | 3///S 7//2 | ЬС |   | CPSR | SPSR_SVC |
| SYSTEM            | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8     | R9     | R10     | R11     | R12     | R13           | R14 ·      | PC |   | CPSR |          |
| USER              | RO | R1 | R2 | R3 | R4 | R5 | R6 | R7 |        | R9     | R10     | R11     | R12     | R13           | R14        | PC |   | CPSR |          |

FIG. 22



NON SECURE

17 / 56






FIG. 24



18 / 56



19 / 56




FIG. 27

20 / 56




FIG. 28

21/56




FIG. 29

22 / 56





FIG. 30

23 / 56



24 / 56





FIG. 32

25 / 56



26 / 56

| INTERRUPT<br>TYPE/PRIORITY | HOW<br>HANDLED | _                      |
|----------------------------|----------------|------------------------|
| 1                          | S              |                        |
| 2                          | S              |                        |
| 3                          | NS             |                        |
| 4                          | NS/S           | NO S ONLY              |
| 5                          | NS             | HANDLERS<br>LOWER THAN |
| 6                          | NS/S           | ♦ HIGHEST NS           |
| 7                          | NS             | HANDLER                |
| •                          | •              |                        |
| •                          | •              |                        |

FIG. 34




FIG. 35

Atty. Dkt.: 550-480

27 / 56






FIG. 36

28 / 56



29 / 56



30 / 56






FIG. 39


31 / 56







Atty. Dkt.: 550-480

32 / 56





34 / 56



35 / 56




FIG. 45

36 / 56




FIG. 46

37 / 56




FIG. 47




FIG. 48







FIG. 49


39 / 56






Inventor: WATT et al SN 10/714,519/Sheet 41 of 56 Atty. Dkt.: 550-480






Inventor: WATT et al SN 10/714,519/Sheet 42 of 56 Atty. Dkt.: 550-480

42 / 56





Inventor: WATT et al SN 10/714,519/Sheet 43 of 56

Atty. Dkt.: 550-480







FIG. 54


Inventor: WATT et al SN 10/714,519/Sheet 44 of 56 Atty. Dkt.: 550-480





46 / 56





Inventor: WATT et al SN 10/714,519/Sheet 48 of 56 Atty. Dkt.: 550-480

48 / 56

| HALT                             | EDBGRQ INPUT PIN IS ASSERTED  | NOT APPLICABLE  |
|----------------------------------|---|---|
| HALT                             | HALT INSTRUCTION HAS BEEN SCANNED IN  | d.  |
| HALT/MONITOR<br>( <sup>1</sup> ) | PROGRAM WATCHPOINT REGISTER AND/OR CONTEXT-ID REGISTER AND COMPARISONS SUCCEED WITH INSTRUCTION ADDRESS AND/OR CP15 CONTEXT ID (²)              | DEBUG TAP OR<br>SOFTWARE (CP14)   |
| HALT/MONITOR                     | PROGRAM VECTOR TRAP REGISTER AND ADDRESS MATCHES  | DEBUG TAP   |
| HALT/MONITOR                     | BKPT INSTRUCTION MUST REACH<br>EXECUTION STAGE  | PUT A BKPT INSTRUCTION INTO SCAN CHAIN 4 (INSTRUCTION TRANSFER REGISTER) THROUGH DEBUG TAP OR USE BKPT INSTRUCTION DIRECTLY IN THE CODE |
| HALT/MONITOR<br>( <sup>1</sup> ) | PROGRAM BREAKPOINT REGISTER AND/OR CONTEXT-ID REGISTER AND COMPARISONS SUCCEED WITH INSTRUCTION ADDRESS AND/OR CP15 CONTEXT ID ( <sup>2</sup> ) | DEBUG TAP OR<br>SOFTWARE (CP14)   |
| ENTRY MODE                       | HOW TO ENTER?   | HOW TO PROGRAM?   |

 $(^2)$ : THE CORES HAVE SUPPORT FOR THREAD-AWARE BREAKPOINTS AND WATCHPOINTS IN ORDER TO ABLE TO ENABLE SECURE DEBUG ON SOME PARTICULAR THREADS.  $(^4)$ : IN MONITOR MODE, BREAKPOINTS AND WATCHPOINTS CANNOT BE DATA-DEPENDENT.

FIG. 60

| NAME  | MEANING   | RESET<br>VALUE | ACCESS   | INSERTED IN<br>SCAN CHAIN<br>FOR TEST |
|---|---|----------------|--|---------------------------------------|
| MONITOR<br>MODE<br>ENABLE<br>BIT            | 0: HALT MODE<br>1: MONITOR<br>MODE  | 1              | R/W BY PROGRAMMING THE ICE BY<br>THE JTAG (SCAN 1)  •R/W BY USING MRC/MCR<br>INSTRUCTION (CP14)  | YES                                   |
| SECURE<br>DEBUG<br>ENABLE<br>BIT            | 0: DEBUG IN<br>NON-SECURE<br>WORLD ONLY<br>1: DEBUG IN<br>SECURE WORLD<br>AND NON-<br>SECURE WORLD                    | 0              | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1  | NO                                    |
| SECURE<br>TRACE<br>ENABLE<br>BIT            | 0: ETM IS ENABLED IN NON-SECURE WORLD ONLY. 1: ETM IS ENABLED IN SECURE WORLD AND NON- SECURE WORLD                   | 0              | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS - MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1 | NO                                    |
| SECURE<br>USER-<br>MODE<br>ENABLE<br>BIT    | 0: DEBUG IS NOT POSSIBLE IN SECURE USER MODE 1: DEBUG IS POSSIBLE IN SECURE USER MODE                                 | 1              | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1  | NO                                    |
| SECURE<br>THREAD-<br>AWARE<br>ENABLE<br>BIT | 0: DEBUG IS<br>NOT POSSIBLE<br>FOR A<br>PARTICULAR<br>THREAD<br>1: DEBUG IS<br>POSSIBLE FOR<br>A PARTICULAR<br>THREAD | 0              | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE:R/W BY USING MRC/ MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS- MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1  | NO                                    |

FIG. 61

Inventor: WATT et al SN 10/714,519/Sheet 50 of 56 Atty. Dkt.: 550-480

50 / 56

| _FU | FUNCTION TABLE |        |  |  |
|-----|----------------|--------|--|--|
| D   | СК             | Q[n+1] |  |  |
| 0   |                | 0      |  |  |
| 1   |                | 1      |  |  |
| Х   | /              | Q[n]   |  |  |




FIG. 62

| D | SI | SE | СК | Q[n+1] |
|---|----|----|----|--------|
| 0 | Х  | 0  |    | 0      |
| 1 | Х  | 0  | /  | 1      |
| X | Х  | Х  | /  | Q[n]   |
| X | 0  | 1  |    | 0      |

**FUNCTION TABLE** 






FIG. 63


51 / 56







Inventor: WATT et al SN 10/714,519/Sheet 52 of 56 Atty. Dkt.: 550-480


52 / 56





53 / 56






|  | MEANING                                     | NO INTRUSIVE DEBUG IN ENTIRE WORLD IS POSSIBLE. ANY DEBUG REQUEST, BREAKPOINTS, WATCHPOINTS, AND OTHER MECHANISM TO ENTER DEBUG STATE ARE IGNORED IN ENTIRE SECURE WORLD | DEBUG IN ENTIRE SECURE<br>WORLD IS POSSIBLE | DEBUG IN SECURE USER-MODE ONLY. ANY DEBUG REQUEST, BREAKPOINTS, WATCHPOINTS, AND OTHER MECHANISM TO ENTER DEBUG STATE ARE TAKEN INTO ACCOUNT IN USER MODE ONLY. (BREAKPOINTS AND WATCHPOINTS LINKED OR NOT TO A THREAD ID ARE TAKEN INTO ACCOUNT). ACCESS IN DEBUG IS RESTRICTED TO WHAT SECURE USER CAN HAVE ACCESS TO.  DEBUG IS POSSIBLE ONLY IN SOME PARTICULAR THREADS. IN THAT CASE ONLY THREAD-AWARE BREAKPOINTS AND WATCHPOINTS LINKED TO A THREAD ID ARE TAKEN INTO ACCOUNT TO ENTER DEBUG STATE. EACH THREAD CAN MOREOVER DEBUG ITS OWN CODE, AND ONLY ITS OWN CODE. |
|--|---|--|---|--|
| CP14 BITS IN DEBUG AND STATUS CONTROL REGISTER | SECURE THREAD-<br>AWARE DEBUG<br>ENABLE BIT | ×  | ×   | 0 -  |
| EBUG AND STATUS                                | SECURE USER-<br>MODE DEBUG<br>ENABLE BIT    | ×  | 0   |  |
| CP14 BITS IN DE                                | SECURE<br>DEBUG<br>ENABLE BIT               | 0  | -   |  |

FIG. 69A

| CP14 BITS IN DI               | EBUG AND'STATUS                          | CONTROL REGISTER                            |   |
|-------------------------------|--|---|---|
| SECURE<br>TRACE<br>ENABLE BIT | SECURE USER-<br>MODE DEBUG<br>ENABLE BIT | SECURE THREAD-<br>AWARE DEBUG<br>ENABLE BIT | MEANING   |
| 0                             | х  | ×   | NO OBSERVABLE DEBUG IN ENTIRE<br>SECURE WORLD IS POSSIBLE.<br>TRACE MODULE (ETM) MUST NOT<br>TRACE INTERNAL CORE ACTIVITY   |
| 1                             | 0  | Х   | TRACE IN ENTIRE SECURE WORLD IS POSSIBLE  |
| 1                             | 1  | 0   | TRACE IS POSSIBLE WHEN THE CORE IS IN SECURE USER-MODE ONLY   |
| 1                             | 1  | 1   | TRACE IS POSSIBLE ONLY WHEN THE CORE IS EXECUTING SOME PARTICULAR THREADS IN SECURE USER MODE. PARTICULAR HARDWARE MUST BE DEDICATED FOR THIS, OR RE-USE BREAKPOINT REGISTER PAIR: CONTEXT ID MATCH MUST ENABLE TRACE INSTEAD OF ENTERING DEBUG STATE |

FIG. 69B



Inventor: WATT et al SN 10/714,519/Sheet 56 of 56

Atty. Dkt.: 550-480

## 56 / 56

| METHOD OF ENTRY                    |   | CONTROL INTERIOR   |
|------------------------------------|---|--|
| WETTIOS OF ELECTRIC                | ENTRY WHEN IN NON-SECURE WORLD  | ENTRY WHEN IN<br>SECURE WORLD  |
| BREAKPOINT HITS                    | NON-SECURE PREFETCH<br>ABORT HANDLER  | SECURE PREFETCH ABORT HANDLER  |
| SOFTWARE BREAKPOINT<br>INSTRUCTION | NON-SECURE PREFETCH ABORT HANDLER   | SECURE PREFETCH<br>ABORT HANDLER   |
| VECTOR TRAP BREAKPOINT             | DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH ABORT | DISABLED FOR SECURE DATA ABORT AND SECURE PREFETCH ABORT EXCEPTIONS (1). FOR OTHER EXCEPTIONS, SECURE PREFETCH ABORT |
| WATCHPOINT HITS                    | NON-SECURE DATA<br>ABORT HANDLER  | SECURE DATA<br>ABORT HANDLER   |
| INTERNAL DEBUG REQUEST             | DEBUG STATE IN HALT MODE  | DEBUG STATE IN HALT MODE   |
| EXTERNAL DEBUG REQUEST             | DEBUG STATE IN HALT MODE  | DEBUG STATE IN HALT MODE   |

<sup>(1)</sup> SEE INFORMATION ON VECTOR TRAP REGISTER

## FIG. 71A

| METHOD OF ENTRY                            | ENTRY IN<br>NON-SECURE WORLD   | ENTRY IN<br>SECURE WORLD   |
|--|--|--|
| BREAKPOINT HITS                            | NON-SECURE PREFETCH<br>ABORT HANDLER   | BREAKPOINT IGNORED   |
| SOFTWARE BREAKPOINT INSTRUCTION            | NON-SECURE PREFETCH<br>ABORT HANDLER   | INSTRUCTION IGNORED (1)  |
| VECTOR TRAP BREAKPOINT                     | DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER INTERRUPTION NON-SECURE PREFETCH ABORT | BREAKPOINT IGNORED   |
| WATCHPOINT HITS                            | NON-SECURE DATA<br>ABORT HANDLER   | WATCHPOINT IGNORED   |
| INTERNAL DEBUG REQUEST                     | DEBUG STATE IN HALT MODE   | REQUESTIGNORED   |
| EXTERNAL DEBUG REQUEST                     | DEBUG STATE IN HALT MODE   | o markana mark |
| DEBUG RE-ENTRY FROM<br>SYSTEM SPEED ACCESS | NOT APPLICABLE   | NOT APPLICABLE   |

 $<sup>(^1)</sup>$  AS SUBSTITUTION OF BKPT INSTRUCTION IN SECURE WORLD FROM NON-SECURE WORLD IS NOT POSSIBLE, NON-SECURE ABORT MUST HANDLE THE VIOLATION.

 $<sup>(^2)</sup>$  NOTE THAT WHEN EXTERNAL OR INTERNAL DEBUG REQUEST IS ASSERTED, THE CORE ENTERS HALT MODE AND NOT MONITOR MODE